

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/700,940	11/21/2000	Shiro Sakiyama	10873.589USW	4531
HAMRE, SCHUMANN, MUELLER & LARSON P.C. P.O. BOX 2902 MINNEAPOLIS, MN 55402			EXAMINER	
			EVERHART, CARIDAD	
			ART UNIT	PAPER NUMBER
			2891	
			DATE MAILED: 07/28/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

_^	
נ ח	
$\langle \nu \rangle$	
V\	

	Application No.	Applicant(s)				
	09/700,940	SAKIYAMA ET AL.				
Office Action Summary	Examiner	Art Unit				
	Caridad M. Everhart	2891				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).  Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
<ul> <li>1) Responsive to communication(s) filed on</li> <li>2a) This action is FINAL. 2b) This action is non-final.</li> <li>3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is</li> </ul>						
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	i3 O.G. 213.				
Disposition of Claims						
<ul> <li>4)  Claim(s) 1-7 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdrav</li> <li>5)  Claim(s) is/are allowed.</li> <li>6)  Claim(s) 1-7 is/are rejected.</li> <li>7)  Claim(s) is/are objected to.</li> <li>8)  Claim(s) are subject to restriction and/or</li> </ul>						
Application Papers						
9) The specification is objected to by the Examiner 10) The drawing(s) filed on is/are: a) access applicant may not request that any objection to the Replacement drawing sheet(s) including the correction of the oath or declaration is objected to by the Examiner  11) The oath or declaration is objected to by the Examiner  12. **The oath of the correction of the oath of the oath of the correction of the oath oath of the oath oath oath oath oath oath oath oath	epted or b) objected to by the Eddrawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of: <ol> <li>Certified copies of the priority documents have been received.</li> <li>Certified copies of the priority documents have been received in Application No</li> <li>Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> </ol> </li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:					

Page 2

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 7-1-2005 has been entered.

Response to Arguments

Applicant has argued that Kinoshita teaches unit capacity cells which are first arranged at all wiring channels. With respect to this argument, claims 1-6 do not recite limitations with respect to the order of steps, and the "comprising" language of the claims does not require any particular order. With respect to new claim 7, a rejection in view of newly found prior art in combination with the prior art of record follows.

Applicant's arguments filed 4/27/2005 have been responded to in the Advisory Action of 5/31/2005.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2891

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 1,2, 4, 6, and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hulse, et al. (US 6,618,847B1) in view of Miki (US 5,761,076)... Hulse, et al disclose placing capacitor cells around the logic cells(abstract and col. 1,lines 58-60). The layout is automatically calculated by algorithm(3, lines 31-35). It is clear that the layout for the logic cells is determined, and then the capacitor cells are placed(col. 5, lines 7-10). The capacitor cells are also coupled to the power and ground(claim 17, and col. 4,lines 58-65, in which the "filler cells" are the capacitor cells).

Art Unit: 2891

Hulse, et al is silent with respect to the method of calculation of the capacitance.

Miki discloses the determination of the capacitance by using the logic gates(col. 1, lines 20-32 and col. 2, lines 33-37). These calculations are done in the determination of the layout (col. 4, lines 1-5,12-15, and 25-30).

It would have been obvious to one of ordinary skill in the art at the time of the invention to have determined the capacitance using the logic gates in the layout method disclosed by Hulse, et al. as taught by Miki because Miki discloses that these calculations are an improvement in the computer design of layout of logic gates and capacitance(col. 1, lines 15-19and 53-60). With respect to the value recited in claim 2, one of ordinary skill in the art would be able to determine the safety margin which would be desired in the design of the cells in the value of the capacitance.

Claims 1,2, 4, and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kinoshita (US 5,869,852) in view of Miki (US 5,761,076).

Kinoshita discloses a method for layout of logic cells (col. 1, lines 10-15 and 36-40) and capacitors in cells between the logic cells and the power supply (col. 1,lines 42-46 and col. 2, lines 50-55 and col. 15, lines 1-11). The capacitor cells are in the vicinity of the logic cells(col. 2, lines 65-68, and col. 3, lines 1-3). Because Kinoshita teaches that the capacitor cells are between the logic cells (col. 4, lines 57-65), this is interpreted as that the cells are in areas where the logic cells are not arranged, as required by claim 4. The arrangement is carried out by computer(col. 6, lines 53-59), so that the method is an automatic method. Although Kinoshita discloses logic cells rather than logic gate

Art Unit: 2891

cells, logic cells are the same because logic cells would be made up of logic gates. The number of capacitor cells is calculated based on the available space between the logic cells (col. 4, lines 57-65), as the disclosure of the dimensions of the capacitor cells being taken into account and the arranging of the cells in the spaces between the logic cells would involve the calculation of how many cells of these dimensions could be placed in the space.

Kinoshita is silent with respect to the logic gate cell being used to determine the capacitance value.

Miki discloses the determination of the capacitance by using the logic gates(col. 1, lines 20-32 and col. 2, lines 33-37). These calculations are done in the determination of the layout (col. 4, lines 1-5,12-15, and 25-30).

It would have been obvious to one of ordinary skill in the art at the time of the invention to have determined the capacitance using the logic gates in the layout method disclosed by Kinoshita as taught by Miki because Miki discloses that these calculations are an improvement in the computer design of layout of logic gates and capacitance(col. 1, lines 15-19and 53-60). With respect to the value recited in claim 2, one of ordinary skill in the art would be able to determine the safety margin which would be desired in the design of the cells in the value of the capacitance.

Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kinoshita in view of Miki as applied to claim1 above, and further in view of Kusunoki, et al (US 5,512,766).

Art Unit: 2891

Kinoshita in view of Miki is silent with respect to the details of the power supply capacitance cell.

Kusunoki is relied upon for its teaching of the details of a unit capacitor cell which includes the n region and the polycrystalline silicon layer connected to the voltage source (col. 9, lines 49-64 snf vol. 10, lines 40-63).

It would have been obvious to one of ordinary skill in the art at the time of the invention to have combined the teachings of Kusunoki with the device and method taught by Kinoshita in view of Miki because the capacitor cell taught by Kusunoki can be made to provide the capacitance required for a capacitor from a voltage source to logic block cells (Kusunoki, col. 3, lines 22-33).

Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over

Kunoshita in view of Miki as applied to claim1 above, and further in view of Eto, et al.

(US 6,229,363B1).

Kunoshita in view of Miki is silent with respect to clock synchronization.

Eto et al disclose tat clock signals are required for the functioning of logic cells (col. 1, lines 44-48; col. 3, lines 22-26 and col. 5, lines 61-67).

It would have been obvious to one of ordinary skill in the art to have combined clock synchronization elements with the device taught by Kunoshita in view of Miki because Eto et al disclose that it is known in the prior art to us clock synchronization with logic and capacitance elements.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Caridad M. Everhart whose telephone number

Art Unit: 2891

is 571-272-1892. The examiner can normally be reached on Monday through Fridays 7:30-4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, B. Baumeister can be reached on 571-272-1722. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

GARIDAD EVERHAFE FRIMARY EXAMINED

C. Everhart 7-25-2005